

Improved methodology for modeling the Parasitic Substrate PNP without access to the substrate terminal

2006 HICUM Worskshop, Heilbronn, June 12-13, 2006

Franck Pourchon, Didier Céli and Christian Raya

- Outline
- Introduction
- Where is located the Substrate PNP?
- Why the SPNP needs to be modeled?
- First method description
- Improved method description
- Conclusion


- Introduction and motivation of this work.
- Substrate PNP: where is it located?
- Why Substrate PNP needs to be modeled?
- First proposal for parameters extraction and limitations (CMRF 2005).
- Improved method for parameters extraction and experimental results.
- Conclusion.



- Introduction
- Where is located the Substrate PNP?
- Why the SPNP needs to be modeled?
- First method description
- Improved method description
- Conclusion

Motivation of this work (1/2)

- Bipolar device modeling requires most of the time DC+HF measurements.
- For HF measurements dedicated test structures are layouted, compatible with HF coplanar probes:




- Common-Emitter configuration, HF probes shorten Emitter and Substrate terminal, no way to measure the substrate current!
- To avoid the duplication of test structures (DC+HF structures for each transistor geometries) and duplication of measurements (DC+HF measurements), measurements on HF structures have to be used to model the parasitic PNP.
- In addition, it ensures that HF modeling and parasitic DC modeling will be done on measurements coming from the same transistor!

Motivation of this work (2/2)

- Outline
- Introduction
- Where is located the Substrate PNP?
- Why the SPNP needs to be modeled?
- First method description
- Improved method description
- Conclusion


All modern bipolar models include substrate parasitic currents description!



A model independent method is proposed to extract these parameters.


- Outline
- Introduction
- Where is located the Substrate PNP?
- Why the SPNP needs to be modeled?
- First method description
- Improved method description
- Conclusion

Substrate PNP in junction isolated technologies



- Introduction
- Where is located the Substrate PNP?
- Why the SPNP needs to be modeled?
- First method description
- Improved method description
- Conclusion


Substrate PNP in deep-trench isolated technologies



- Introduction
- Where is located the Substrate PNP?
- Why the S. PNP needs to be modeled?
- First method description
- Improved method description
- Conclusion

Why the Substrate PNP needs to be modeled?


The substrate current is triggered by saturation mode:



- Introduction
- Where is located the Substrate PNP?
- Why the S. PNP needs to be modeled?
- First method description
- Improved method description
- Conclusion

Why the Substrate PNP needs to be modeled?


The substrate current impact could be seen in the I_C ramp-up in the output characteristics:



Why the Substrate PNP needs to be modeled?

- Outline
- Introduction
- Where is located the Substrate PNP?
- Why the S. PNP needs to be modeled?
- First method description
- Improved method description
- Conclusion

Forced gain characteristics:






- Introduction
- Where is located the Substrate PNP?
- Why the S. PNP needs to be modeled?
- First method description
- Improved method description
- Conclusion

Why the Substrate PNP needs to be modeled?


Forced gain characteristics:



First method description (1/3)

- Outline
- Introduction
- Where is located the Substrate PNP?
- Why the SPNP needs to be modeled?
- First method description
- Improved method description
- Conclusion


- Common Emitter-Collector configuration:
 - Low current: series resistances neglected, no high-injection effects.
 - The Substrate PNP is modeled with first order model (simple voltage controlled current source without Early effects, high-injection effects, series resistances, etc...), the Collector-substrate junction is modeled with a diode:



First method description (2/3)

- Outline
- Introduction
- Where is located the Substrate PNP?
- Why the SPNP needs to be modeled?
- First method description
- Improved method description
- Conclusion

- $\Box \quad I_T = I_S \cdot \left(exp \left(\frac{V_{BE}}{V_T} \right) exp \left(\frac{V_{BC}}{V_T} \right) \right) \text{ and } I_{TS} = I_{TSS} \cdot \left(exp \left(\frac{V_{BC}}{V_T} \right) exp \left(\frac{V_{CS}}{V_T} \right) \right)$
- Saturation mode V_{BC}=V_{BC0}>0 (Emitter and Substrate are grounded):




- \rightarrow I_B = I_{BE}(V_{BE})
- \rightarrow I_C = I_{TF}(V_{BE})

- \rightarrow I_B = I_{BC}(V_{BC0})+I_{TSF}(V_{BC0})
- \rightarrow I_C = I_{TR}(V_{BC0})-I_{BC}(V_{BC0})-I_{CS}
- $\rightarrow I_B = I_{BC}(V_{BC0}) + I_{BE}(V_{BE}) + I_{TSF}(V_{BC0})$
- \rightarrow I_C = -I_{BC}(V_{BC0})

First method description (3/3)

- Outline
- Introduction
- Where is located the Substrate PNP?
- Why the SPNP needs to be modeled?
- First method description
- Improved method description
- Conclusion

Practical case (0.35µm technology, with LOCOS isolation):



$$I_{TSS} = 3.246aA$$


 $I_{BCS} = 0.993aA$


- Retrieving model parameters from measurement at V_{BC0} and V_{BC}=0V:
 - $I_{C}(V_{BE}=V_{BC0}) = -I_{BC}(V_{BC0}) = I_{BCS} = I_{BC}(V_{BC0})/\exp(V_{BC0}/V_{T})$
 - $I_B(V_{BE}, V_{BC}=0) = I_{BE}(V_{BE})$

First method limitations


- Outline
- Introduction
- Where is located the Substrate PNP?
- Why the SPNP needs to be modeled?
- First method description
- Improved method description
- Conclusion


Measurement inacuracy if substrate current is extremely low:





Measurement issues (independent from the method):






The calculation of I_{BC} is too sensitive to the measurement precision!



Improved method description (1/3)

- Outline
- Introduction
- Where is located the Substrate PNP?
- Why the SPNP needs to be modeled?
- First method description
- Improved method description
- Conclusion

Saturation mode $V_{BC}=V_{BC0}>0$ and $V_{BE}=0V$:



$$I_{B}(V_{BE}=0,V_{BC}=V_{BC0}) = I_{BC}(V_{BC0})$$

$$=>$$
 $I_{BCS} = I_{BC}(V_{BC0})/\exp(V_{BC0}/V_{T})$

$$=>$$
 $I_{SC} = I_{SC}(V_{SC0})/\exp(V_{SC0}/V_T)$


$$I_{C}(V_{BE}=V_{BC0},V_{BC}=0) = I_{TF}(V_{BE}) = -I_{TR}(V_{BC0})$$

- To sum-up the measurement conditions:
 - For V_{BC}=0V :
 - For $V_{BE} = V_{BC}$, I_{C} and I_{B} are measured: $I_{BE}(V_{BE}=V_{BC0})$ and $I_{TF}(V_{BE}=V_{BC0})$ are known
 - \circ For $V_{BC} = V_{BC0}$:
 - For $V_{BE} = 0V$, I_C and I_B are measured: $I_{BC}(V_{BC0})$ and $I_{CS}(V_{SC0}=V_{BC0})$ are known
 - → For $V_{BE} = V_{BC}$, I_{B} is measured: $I_{TS}(V_{BC0})$ is known

Improved method description (2/3)

- Outline
- Introduction
- Where is located the Substrate PNP?
- Why the SPNP needs to be modeled?
- First method description
- Improved method description
- Conclusion







Improved method description (3/3)


- Outline
- Introduction
- Where is located the Substrate PNP?
- Why the SPNP needs to be modeled?
- First method description
- Improved method description
- Conclusion

Geometry scaling for 0.13μm technology devices with deep-trench:





 L_E = from 2 to 15 μ m W_E = from 0.3 to 1.2 μ m



Conclusion

- Outline
- Introduction
- Where is located the Substrate PNP?
- Why the SPNP needs to be modeled?
- First method description
- Improved method description
- Conclusion

- Two methods have been developed to extract parasitic substrate PNP model parameter and BC and SC diode parameters using DC data from HF measurements in a straigth forward manner.
- These methods have been applied successfully to several technologies, junction isolated or deep-trench isolated and scaling has been studied.