

Non-standard geometry scaling effects in SiGe HBTs

M. Schröter^{1),2)}, S. Lehmann¹⁾, D. Celi³⁾

¹⁾Chair for Electron Devices and Integr. Circuits, Univ. of Technol. Dresden, Germany

²⁾ECE Dept., University of California San Diego, La Jolla, CA, USA

³⁾ST Microelectronics, Crolles, France

mschroter@ieee.org


http://www.iee.et.tu-dresden.de/iee/eb/eb_homee.html

HICUM Workshop, Dresden, June 2007

OUTLINE

- Introduction
- Device structures and investigated effects
- Simulation Results
- Discussion
- Experimental Results
- Conclusions

Introduction





- also: predictive and statistical modeling and design

⇒ **accurate physics-based modeling of geometry scaling effects**

Geometry scaling behavior

- existing geometry scalable models are based on "standard" scaling equation
- in advanced SiGe HBT process technologies: deviations are observed





⇒ accurate modeling of non-standard scaling requires

- quantification of impact
- understanding of origin
- suitable scaling equations

Device structures and investigated effects

device simulation of 50GHz production process


- Emitter width: $b_{E0} = (0.25, 0.45, 0.65, 1.05, 1.45) \mu\text{m}$, unit E length
- reference ("REF") structure: doping and Ge profile do not vary with E width



=> reference structure characteristics obey standard scaling rules

Doping profile of reference structure based on SIMS


1D Profiles under emitter ($y = 0.4\mu\text{m}$) and external base ($y = 0\mu\text{m}$)



DEVICE simulator calibration (reference structure)

based on measurements, comparison also with DESSIS

Gummel plot $V_{BC}/V = 0.5, 0, 1.241$




- excellent agreement for low and medium injection
- at high injection:
 - self-heating not included
 - DESSIS with lumped emitter series resistance
- similar agreement also for other characteristics:
C-V, f_T (incl. parasitics)

⇒ acceptable agreement with experimental data over large bias range

Simulator calibration (cont'd)

transit frequency: comparison DEVICE, measurements, DESSIS






- device simulations are missing parasitics
=> deviation at low J_C
- f_t peak reasonably well approximated
- DEVICE - DESSIS differences caused by mobility differences (mostly Ge dependence description)
- collector voltages:
meas: $V_{BC}=0.5; 0; -1.24\text{V}$
DESSIS $V_{BC}=0.4; 0; -1.72\text{V}$
DEVICE $V_{BC}=0.4; 0.5; 0; -1.24; -1.72\text{V}$

⇒ acceptable agreement with experimental data over large bias range

Scaling effects investigated


reference width $b_{E0,REF} = 0.65 \mu\text{m}$



selected parameters for comparison: mostly process control monitors


Simulation Results

low-injection collector current




- PED, TED:
only different slope

- EJI: non-standard sc.



- EJD: non-standard sc.




⇒ detection possible for junction depth variation (EJI, EJD)

Geometry effects


zero-bias BE depletion capacitance

$$V_{BC}=0V, V_{BE}=0.0V$$



- behavior similar to I_C


- TED: *negative* slope and non-linear scaling



⇒ detection possible for EJI, EJD, and TED

Geometry effects

zero-bias base resistance (from tetrode structures)



- standard scaling:

$$R_{B0} = r_{SBI0}b_{E0} + 2(r_{Ss}b_s + R_x)$$

- observed with slightly different

- slope (r_{SBI})
- intercept (r_{Ss})

- non-standard scaling: EJI



- variations within process tolerances

⇒ overall: fairly small variation in HBTs (as opposed to BJTs)


Geometry effects

zero-bias BC depletion capacitance

- standard scaling according to: $C_{jC} = C_{jCi,A}(b_{E0} + b_{SIC}) + 2C_{jCx,A}b_{BCx}$
((TED, PED, EJI, EJD) = REF)




- non-standard scaling



$\Rightarrow$ CIS is hardly detectable from BC depletion capacitance!


Discussion



- consider 2D case (long transistor)

$$I = I_A(b_{E0} - \Delta b) + \bar{I}_{Ae}\Delta b + 2I_P$$

- for $b_{E0} < \Delta b$: $I = \bar{I}_{Ae}(b_{E0})b_{E0} + 2I_P$




- in general for X ($= I, Q, C$) and b ($= b_{E0}, b_{BC}, \dots$):

$$\frac{X}{b} = \begin{cases} X_A + \left[(\bar{X}_{Ae} - X_A) \frac{\Delta b}{2} + X_P \right] \frac{2}{b} & , b > \Delta b \\ \bar{X}_{Ae}(b) + X_P \frac{2}{b} & , b \leq \Delta b \end{cases}$$

$\Rightarrow$ standard scaling (with different slope) for $b > \Delta b$

Generic equation for describing non-standard scaling

$$\frac{X}{A} = \frac{X_w}{(P/A)} + X_A + X_P \frac{P}{A} + X_n \left(\frac{P}{A} \right)^2, \quad 1 \gg b$$



⇒ accurate approximation

- standard scaling equation:

$$X_A + X_P \frac{P}{A}$$

- wide emitter effects: X_w
- narrow emitter effects: X_n

- user-defined scaling with TRADICA "poly" function:


- set $X_A^\# = X_A + \frac{X_w}{P/A}$

- set $X_P^\# = X_P + X_n \frac{P}{A}$

Experimental Results


transit frequency

$$V_{BC}=0V$$



⇒ trend follows CIS

avalanche multiplication factor



⇒ trend follows CIS

⇒ not detectable from BC depletion capacitance

Conclusions

- many effects can lead to deviations from standard geometry scaling behavior
- non-standard scaling cannot be detected from cases with just different slopes
- need to look at sufficiently large set of characteristics to detect profile variations and most likely cause
- non-standard geometry scaling can be modeled analytically
 - directly in "specific electrical" parameter calculation
 - preferable: in technology parameters (e.g. average doping) => to be derived yet

Acknowledgments

- financial support from
 - German Ministry of Research and Technology (DFG project SCHR695/2-1)
 - ST Microelectronics, Crolles, France