


XMOD Technologies

74 Rue G. Bonnac
Tour 1, 1er Etage
33 000 Bordeaux
Tél: +33 56 11 04 34
e-mail: ardouin@xmodtech.com



XMOD TECHNOLOGIES

- Company presentation -
Bertrand ARDOUIN



Brief Resume

Bertrand ARDOUIN

Born in 1972

Master & Ph.D. In EE from University Bordeaux, IMS (IXL), France

Former Student of Thomas Zimmer

Co-founder of XMOD Technologies in 2002, R & D Director


Managing Director of XMOD Technologies

Working fields:


- Compact Modeling & characterisation of SiGe HBTs, CMOS, ...
- On wafer DC, CV & HF measurements / De-embedding, 1/f noise
- Cryogenic & very high temperature measurements
- Software development (3 generations of extraction toolkits)
- Compact Models (SGP, HiCUM, VBIC, BSIM3, BSIMSOI, PSP, EKV, Angelov, various diodes, varactors, resistors & MiM cap models)

BCTM CAD/modeling sub-committee member

Overview




Overview



Examples

Test Chip Design

- Design done either by customer (following XMOD recommendations) or by XMOD (in collaboration with our partner for layout)
- Evaluation of existing Test Chip (wrt target application)
- improvement and/or re-design of Test Chip to meet specific needs
- Design of test chip from scratch
- Special skills for
 - high frequencies / de-embedding (up to 110GHz)
 - Bipolar test structures
 - specific needs



Picture:

Example of a special test chip design for cryogenic applications


Examples

On Wafer Characterization

- DC, CV and S parameters (up to 110GHz)
- 200 mm wafers
- Accurate de-embedding
- 1/f Noise
- Extreme temperatures
- Liquid nitrogen 77K to 300°C




Semi-automatic prober



MOS transistors in DC pads



Cryogenic prober for 77K measurements




HBT in GSG RF pads

Examples

Parameter Extraction and model kit generation

- **Example 1:** Re-modelling of foundry CMOS process up to 225 °C
Verification of ring oscillator up to 225 °C



Ring Oscillator



Examples

Parameter Extraction and model kit generation (Cont.)

- **Example 2:** Re-modelling of foundry process for 77K applications




Examples


Parameter Extraction and model kit generation (Cont. 2)

- **Example 3:** HiCUM Scalable & Statistical model - 80GHz SiGe HBT process

Scalable model Simulations versus measure (3 different transistors size)







Monte Carlo simulation vs PCM measurements



Examples

Parameter Extraction and model kit generation (Cont 3)

- **Example 4:** HiCUM Scalable 200GHz SiGe HBT process
Freq 100MHz -> 48.7 GHz



Extra Slides

HiCUM Transfer Current Equation:

$$I_{TF} = \frac{C10}{QP0 + HJEI \frac{Q_{jei} + HJCI}{Q_{jei} + HFE} \frac{Q_{fe} + Q_{fB} + HFC}{Q_{fc} + Q_{r,T}}} \left[\exp\left(\frac{V_{BE}}{V_T}\right) - \exp\left(\frac{V_{BC}}{V_T}\right) \right]$$

Problem at low current densities:

- **C10/QP0 = IS but no unique solution**
- **QP0 can be obtained only from Tetrodes (e.g., relative to QJ estimate → intrinsic transistor definition)**
- **Impact of QfB (high currents) depend on QP0**
- **Adjusting QP0 for high currents compromises low currents**
- **In most Advanced HBTs: missing factor for QfB → need tuning of QP0 but irrelevant with RsBI0 variations**

Extra Slides

HiCUM Transfer Current Equation modified:

Introduce new parameters (in the netlist / no need for modified code):

J_S, QP00, K_SIGE, V_AR0, V_AF0, H_FE0, H_FC0

These become “frontend” for :

C10, QP0, HJEI, HJCI, HFE, HFC

$$C10 = J_S * Q_P00 * AE^2 * K_SIGE$$

$$QP0 = Q_P00 * K_SIGE * AE$$

$$HJEI = \frac{K_SIGE}{V_AR0} * \frac{AE}{AE0} = \frac{K_SIGE}{V_AR}$$

$$HJCI = \frac{K_SIGE}{V_AF0} * \frac{AE}{AE0} = \frac{K_SIGE}{V_AF}$$

$$HFE = H_FE0 * K_SIGE$$

$$HFC = H_FC0 * K_SIGE$$

Extra Slides

HiCUM Transfer Current Equation modified:

$$I_{TF} = \frac{C10}{Q_{P0} + H_{JEI} \frac{Q_{jei} + H_{JCI} \frac{Q_{jci} + H_{FE} \frac{Q_{fe} + Q_{fB} + H_{FC} \frac{Q_{fc} + Q_{r,T}}{V_T}}{V_T}}{V_T}} \left[\exp\left(\frac{V_{BE}}{V_T}\right) - \exp\left(\frac{V_{BC}}{V_T}\right) \right]$$

$$V_{BC} \ll 1 \quad Q_{r,T} \sim 0$$

Introduce new “front end” parameters:

$$I_{TF} = \frac{J_S \frac{Q_{P0}}{AE^2} K_{SiGe}}{Q_{P0} K_{SiGe} AE + K_{SiGe} \frac{AE}{AE0} \frac{Q_{jei}}{V_{AR0}} + K_{SiGe} \frac{AE}{AE0} \frac{Q_{jci}}{V_{AF0}} + H_{FE0} K_{SiGe} \frac{Q_{fe} + Q_{fB} + H_{FC0} K_{SiGe} Q_{fc}}{AE}} \quad [\text{Exp}]$$

After simplification:

$$I_{TF} = \frac{J_S AE}{1 + \frac{Q_{jei}}{Q_{P0} AE0 V_{AR0}} + \frac{Q_{jci}}{Q_{P0} AE0 V_{AF0}} + H_{FE0} \frac{Q_{fe}}{Q_{P0} AE} + \frac{Q_{fB}}{K_{SiGe} Q_{P0} AE} + H_{FC0} \frac{Q_{fc}}{Q_{P0} AE}} \quad [\text{Exp}]$$

From Absolute Charges (Q) to normalized charges (q), if Qjei and Qjci proportional to AE0

$$I_{TF} = \frac{IS}{1 + \frac{q_{jei}}{V_{AR0}} + \frac{q_{jci}}{V_{AF0}} + H_{FE0} q_{fe} + \frac{q_{fB}}{K_{SiGe}} + H_{FC0} q_{fc}} \quad [\text{Exp}]$$

Extra Slides

HiCUM Transfer Current Equation modified:

Comparison to SGP/VBIC possible until TF0 is constant with current:

$$\frac{q_{fB}}{K_{SiGe}} \sim \frac{TF0}{Q_{P00}} \frac{I_{TF}}{K_{SiGe}} \sim \frac{I_{TF}}{I_{KF}}$$

$$I_{KF} \sim Q_{P00} \frac{K_{SiGe}}{TF0} = \frac{Q_{P0}}{TF0}$$

Q_P0 (or QP0) does not appear anymore in the final equation, but it is implicit in qfB nevertheless its influence is moved towards higher currents, its know equivalent to the IKF knob

We can tune high currents effects without modifying low currents