
Aging modeling of an LDMOS device using the new built-in age model of HiSIM HV 2.4.

**Dr. Thomas Gneiting, Dr.-Ing. Heidrun Alius, AdMOS GmbH
Dr.-Ing. Falk Korndörfer, Dipl.-Ing. Thomas Mausolf, IHP GmbH**

- Introduction to HiSIM HV 2.4 aging model
- Aging simulation procedure
- Aging experiment with LDMOS devices
- Extraction of model parameters
- Modification of model code
- Summary


The HiSIM HV model is a compact simulation model for high voltage MOS transistors (HiSIM = Hiroshima-university STARC IGFET Model). The HiSIM HV 2.4 simulation model covers two regions where aging takes place in a Power MOSFET.

Channel region

- Hot electron induced (HCI)
 - Shallow Trap Level
 - Deep Trap Level
- Negative (positive) bias temperature instability N(P)BTI

Drift region

- N_{drift} (Impurity concentration of drift region)



The HCI aging mechanism in HiSIM HV 2.4 is modeled as an increase of the trap density N_{tA} . N_{tA} is an essential part of the iteratively solved surface potential based formulation of HiSIM HV:

$$\nabla^2 \phi = -\frac{q}{\epsilon_{Si}} (p - n + N_D - N_A - N_{tA})$$

Therefore, a change of N_{tA} will automatically affect the complete model behavior.

Two trap density distributions are considered, the shallow and the deep level, where the deep trap level is considered to be responsible for the aging.

Aging as a function of substrate current

Apply stress in: DC simulations:

Requires good internal I_{sub} modeling !

$$I_{sub}' = I_{sub}$$

Transient simulations:

Aging integration is done inside the model!

$$I_{sub}' = \frac{\sum \text{DEGTIME0} I_{sub}}{\text{DEGTIME0}}$$

Time independent part of aging

Shallow trap level:

$$N_{0,2} = \text{TRAPGC2} \cdot \text{TRAPES2} \frac{\frac{kT}{\text{TRAPES2}}}{\sin \frac{kT}{\text{TRAPES2}}}$$

Time dependent part of aging

Deep trap density

$$g_{c1,deg} = \text{TRAPGC1} + \frac{\text{TRAPGC1MAX}}{g_{c,time1}} \exp \left[-\frac{1}{2} \left(\frac{g_{c,time} - g_{c,time2}}{g_{c,time1}} \right)^2 \right]$$

$$g_{c,time} = \ln (I_{sub}' \cdot \text{DEGTIME} / W)$$

$$g_{c,time1} = \ln (I_{sub}' \cdot \text{TRAPGCTIME1} / W)$$

$$g_{c,time2} = \ln (I_{sub}' \cdot \text{TRAPGCTIME2} / W)$$

Degradation time

time at which

- observable aging starts
- aging enhancement ends

Shallow trap density

$$E_{s1,deg} = \text{TRAPES1} + \frac{\text{TRAPES1MAX}}{g_{c,time1}} \exp \left[-\frac{1}{2} \left(\frac{es1,time - es1,time2}{es1,time1} \right)^2 \right]$$

$$es1,time1 = \ln (I_{sub}' \cdot \text{TRAPESTIME1} / W)$$

$$es1,time2 = \ln (I_{sub}' \cdot \text{TRAPESTIME2} / W)$$

$$N_{0,limit} = \text{TRAPGCLIM} \cdot \text{TRAPESLIM} \cdot \frac{\exp \left(\frac{kT}{\text{TRAPESLIM}} \right)}{\exp \left(\frac{kT}{\text{TRAPESLIM}} \right)}$$

Limits for aging

Hole trapping at Si/Oxide interface is modelled as a shift of the threshold voltage

$$\delta V_{\text{th,trap}} = \text{TRAPA} \cdot \exp(\text{TRAPB} \cdot E_{\text{ox}}) \cdot \left[1 - \exp\left(-\frac{t_s}{\text{TRAPBTI}}\right) \right]^A$$

$$E_{\text{ox}} = \frac{V_{\text{Gon}} - \delta V_{\text{th,trap}} - \phi_s}{T_{\text{ox}}}$$

$$t_s = T_{\text{cycle}} \text{DEGTIME}$$

Tcycle is calculated by integrating the stress time during circuit operation for a long DEGTIME0.

“The present implementation focuses on long-term aging, and no trap emission is included.” [1]

→ There may be no relaxation of NBTI effects. We have not tried this.

At high V_{ds} , the electric field in the drift region increases, which results in impact ionization. Aging modeling of this effect is done through the carrier density change.

$$N_{\text{drift}} = \text{NOVER} \left\{ 1 + \text{RDRCAR} \left(\frac{V_{\text{ddp}}}{L_{\text{drft}} - \text{RDRDL2}} \right) \left(1 - \frac{1}{1 + \frac{\mu_{\text{drift0}} \cdot V_{\text{ddp}}}{V_{\text{max_drift}} \cdot L_{\text{drift}}}} \right) \right\} + \left(\text{RDRQOVER} \frac{-Q'_{\text{over}}}{q} \right) + \text{NOVER} \cdot D_{\text{vddp}}$$

Standard equation in HiSIM HV

Extension for aging

$$D_{\text{vddp}} = D_{\text{vddp,deg}} \cdot \exp \left(-\frac{V_{\text{dseff}} - \phi_{\text{SL}} + \phi_{\text{S0}}}{\text{TRAPDLX}} \right)$$

$$D_{\text{vddp,deg}} = \text{TRAPDVDDP} + \frac{\text{TRAPD1MAX}}{\text{time1}} \exp \left[-\frac{1}{2} \left(\frac{\text{time} - \text{time2}}{\text{time1}} \right)^2 \right]$$

$$\text{time} = \ln(I_{\text{ds}}' \cdot \text{DEGTIME}/W)$$

$$\text{time1} = \ln(I_{\text{ds}}' \cdot \text{TRAPD1MAX}/W)$$

$$\text{time2} = \ln(I_{\text{ds}}' \cdot \text{TRAPD2MAX}/W)$$

Simulations:

DC: $I_{\text{ds}}' = I_{\text{ds}}$

Transient: $I_{\text{ds}}' = \frac{\sum \text{DEGTIME0} I_{\text{ds}}}{\text{DEGTIME0}}$


Doing reliability simulation with the built-in HiSIM HV 2.4 aging model requires 2 simulation runs:

Stress simulation

- Devices are stressed
- Possible analyses:
 - DC
 - transient

Post stress simulation

- Devices are aged
- Any kind of analysis is possible



DC stress simulation


```
* Voltage sources with stress values
vd d 0 DC=10
vg g 0 DC=1

.model nmos hisim_hv_va TYPE=1
+ CODEG      = 1 * Stress
+ TRAPDVDDP = 0.05
+ TRAPDIME1 = 10

M1 d g 0 0 nmos l=0.5u w=20u
+DEGTIME=1e5
```

Intermediate file:

- Contains degradation time and 4 parameters for each transistor.
- Each parameter for a specific aging effect: HCI deep trap, HCI shallow trap, R_{drift} , NBTI
- Parameters describe the effective aging after "degtime"



age_file

Post stress simulation

```
* Voltage sources circuit
vd d 0 DC=1
vg g 0 DC=1

.model nmos hisim_hv_va TYPE=1
+ CODEG      = 0 * Post stress
+ TRAPDVDDP = 0.05
+ TRAPDIME1 = 10

.include age_file

M1 d g 0 0 nmos l=0.5u w=20u
+ TRAPGC1 = M1_TRAPGC1
+ TRAPES1 = M1_TRAPES1
+ TRAPDVDDP = M1_TRAPDVDDP
+ TRAPDVTH = M1_TRAPDVTH
```

- Model parameters and effective aging values share the same name.
- Model parameters are overloaded by effective aging values directly assigned to each device.


Intermediate file details:

- ASCII
- Is generated by the Verilog-A code of the model
- Currently in HSPICE format, needs to be adjusted for other simulators.
- Contains effective aging values plus all other model parameters and bias information



Post stress simulation:

- Flag codeg =0 sets effective aging time to 0 and the effective aging values of the intermediate file replaces the model parameters in the aging equations.
- This procedure is not fully documented in the model manual and can only be seen by looking at the Verilog-A code.



Example: PLDMOS



- The task is to implement an aging model to a set of LDMOS device types (PLDMOS, NLD MOS, iNLD MOS).
- All devices uses HiSIM HV models
- The first attempt was to use Cadence RelExpert but it turned out, that the HiSIM HV is obviously not supported.




Aging effects visible in the LDMOS



Aging effects:

- No V_{th} shift visible
- Simulation experiment insists that the aging of the drift region may be the main aging effect.








PLDMOS

- Negative degradation of current with longer stress time
- Current increases with longer stress time !

NLDMOS

- Degradation of current with longer stress time.





Aging modeling


- Procedure was implemented in IC-CAP.
- PCM like values: $V_{t(gmmax)}$, I_{dlin} , I_{dsat} , g_{mmax} , have been extracted from aging measurements with constant stress
- HiSIM HV aging parameters are used to adjust aging behavior.


Time dependency through:

- TRAPDTIME1
- TRAPDTIME2

Starting time and saturation time

In conventional aging equations, time dependency is mostly given by $e^{\alpha t}$





V_{ds} stress dependency

$$D_{vddp} = D_{vddp,deg} \cdot \exp\left(\frac{V_{dseff} - \phi_{SL} + \phi_{S0}}{TRAPDLX}\right)$$

$$V_{dseff} = V_{ds} - I_{ds} \cdot (R_s + R_{drift})$$

V_{dseff} determines the electrical field inside the intrinsic transistor. It is roughly constant in saturation.




As the degradation happens in the drift region, the electrical field over the drift region is determined by:

$$V_{ds} - V_{dseff}$$

→ Therefore, V_{dseff} is replaced by



$$V_{dse}$$

Aging modeling of PLDMOS with modified HiSIM HV 2.4



V_{ds} Stress dependency




$$\left(\frac{V_{dse} - \phi_{SL} + \phi_{SO}}{TRAPDLX} \right)$$





Realistic behavior of $V_{t(gmmax)}$, I_{dlin} , I_{dsat} and g_{mmax} could be achieved with drift resistance aging only:

- TRAPDIME1
- TRAPDIME2
- TRAPD1MAX
- TRAPDVDDP
- TRAPDLX

Aging modeling of PLDMOS with modified HiSIM HV 2.4



Linear scale



HiSIM HV 2.4 model

- Introduction to aging equations from HiSIM HV 2.4 from University of Hiroshima
- Two-step aging simulation sequence without the need of having an external tool involved.
- This procedure can be implemented into a CAD environment.
- The aging information in a transient simulation is calculated and kept inside the model.

Application to real devices

- LDMOS transistors from IHP
- It seems that aging happened only in the drift region!
- Adjustment over time was very good but over V_{ds} -stress failed.
- A modification of the Verilog-A code of the HiSIM HV 2.4 model resulted in good agreement over V_{ds} -stress