

Circuit activities for compact model verification at mm-wave frequency

Wenfeng Liang¹, Anindya Mukherjee¹, Yaxin Zhang¹, Michael Schröter^{1,2}

¹CEDIC, Technische Universität Dresden, Germany

²Dept. of Electrical and Computer Engin., University of Calif. at San Diego, USA

18th HICUM Workshop

Rohde & Schwarz, Munich, Germany

June, 2018

Outline



- Introduction
- 95-195 GHz ultra wideband power amplifier
- 97 GHz low-power down-conversion mixer
- W-band low power narrow-band LNA
- Broadband Amplifier (BBA)
- 180-210 GHz (G band) frequency doubler
- 140-170 GHz LNA
- Conclusions

Introduction

- Device model verification beyond the typical standard characteristics by comparison to specially fabricated circuits
 - Design of small but practically relevant circuit blocks
 - Establishment of systematic design procedure to be used in other technology
- Reducing the communication gap between modeling and circuit design engineers
 - most circuit designers lack device physics and modeling background
 - most modeling engineers lack circuit design background
- Demonstrates model quality under realistic operating conditions
=> reduces *"blame game"*
- Well-designed circuits also allow process performance evaluation

95-195 GHz ultra wideband power amplifier



- Four-stage differential cascode configuration with two-way power combination
- Fabricated in B11HFC from Infineon
- Purpose: (i) integrated frequency extender for on-wafer small-signal device characterization (TARANTO WP 3.1); (ii) model verification



- Chip size $\sim 1150 \mu\text{m} \times 1300 \mu\text{m}$



Electrical results (simulation so far)

- In-band Gain of 21 dB; CBEBC configuration; Emitter size of $0.22 \mu\text{m} * 10 \mu\text{m}$
- $P_{\text{sat,out}} = 10.7 \text{ dBm @ } 165 \text{ GHz}$; $P_{1\text{dB,in}} = -13 \text{ dBm}$; $P_{1\text{dB,out}} = 6.4 \text{ dBm @ } 165 \text{ GHz}$
- Sent for fabrication in May 2018, with an expected chip delivery in Sep 2018



Impact of different layout configurations of HBTs



- Load-pull of a single transistor used in previous PA design (incl. s.h.)



=> CBEBC and CBEBEBC HBT layouts offer higher $P_{sat,out}$ (about 2 ~ 2.5 dB) than default BEC HBT

97 GHz low-power down-conversion mixer


- **0.7 V supply voltage** for the mixing core
- Transformer-coupled Gilbert cell with ~ 7 GHz output IF frequency
- Fabricated in B11HFC technology from Infineon



- Chip size $\sim 1150 \mu\text{m} \times 1200 \mu\text{m}$

Results: experimental vs simulation



- $V_{cc} = 0.7$ V (mixer core), LO power = -2.9 dBm @ 90 GHz



- SGPM significantly overestimates conversion gain
- Reasonable agreement with HICUM based simulation for G_C and S_{11} at $V_{cc} = 0.7$ V
- Larger deviation when $V_{cc} = 0.5$ V, and the reason is unknown yet.

W-band low power narrow-band LNA



- Two-stage cascode configuration with 1.0 V supply voltage
- Both transistors biased in weak saturation ($V_{BC} = 0.36$ V)
- Fabricated in B11HFC from Infineon



- Chip size $\sim 680 \mu m \times 700 \mu m$

Results: experimental vs simulation

- 11 dB peak gain (measured) with only 1 V cascode supply voltage




- good agreement for S₂₁ and S₁₁, larger deviations for S₁₂ and S₂₂
- noise figure(s) yet to be measured

Broadband Amplifier (BBA)

Goal: model verification

- BBA (w/o L_P) variants with three different transistor geometries:
 - CBEBC
 - BEC
 - CEBEC
- Same A_E of Q1 & Q2 for all three variants; also:
 - $R_{E1}=150\ \Omega$ and $R_F=250\ \Omega$
 - $V_{CC}=1.5\text{ V}$ and $V_{BB}=1.81\text{ V}$
 - I_{CC} is higher for double collector device due to lower R_{CX} value


parameters	CBEBC	BEC	CEBEC
$I_E\ (\mu\text{m})\ (Q1, Q2)$	4.2, 5	4.5, 5.2	2.3, 2.6
$b_E\ (\mu\text{m})\ (Q1, Q2)$	0.2, 0.2	0.2, 0.2	0.2, 0.2
$V_{BB}, V_{CC}\ (\text{V})$	1.81, 1.5	1.81, 1.5	1.81, 1.5
$S_{21}\ (\text{dB})$	12.1	12.05	12.05
3 dB BW (GHz)	43	37.5	36



Results: experimental vs. simulation

- Realized in B11HFC technology from Infineon
- Total die-size of each amplifier is 0.35 mm x 0.24 mm ~ 0.084 mm²
=> All three variants fit into regular transistor HF pad layout
- Transistor operating points set through external bias-tees

Simulated vs. measured small-signal gain (S_{21})





=> good agreement between simulation and measurement

- Bandwidth decreases from CBEB over BEC to CEBC

180-210 GHz (G band) frequency doubler



- Goals:
 - high output power around 200 GHz from 100 GHz signal source
 - integrated frequency extender for on-wafer small-signal device characterization (TARANTO WP3.1)
- Transistor size $0.07\ \mu\text{m} \times 3.6\ \mu\text{m}$
- Fabricated in $0.13\ \mu\text{m}$ SiGe HBT technology from IHP



- Chip size $\sim 860\ \mu\text{m} \times 980\ \mu\text{m}$

Simulated results



- Maximum 3 dBm output power @ 200 GHz with 8 dBm input @ 100 GHz
- Minimum 5 dB Conversion loss
- 3-dB bandwidth is around 35 GHz (180-215 GHz range)



- Sent for fabrication in Aug 2017, already got the chip, waiting for measurement

140-170 GHz LNA



- Three-stage cascode configuration, transistor size $0.25\ \mu\text{m} \times 4\ \mu\text{m}$
- Fabricated in $0.25\ \mu\text{m}$ InP HBT from Teledyne
- 1.8 V supply voltage (normally $>3\ \text{V}$ recommended in this technology)



- Chip size $\sim 1250\ \mu\text{m} \times 1800\ \mu\text{m}$

Simulated results

- >20 dB gain @ 160 GHz
- 8 dB minimum noise figure
- 30 GHz bandwidth over 140-170 GHz



- Sent for fabrication in Feb 2018, with an expected chip delivery in Aug 2018

Conclusions

- Design of mm-wave **benchmark** circuits
=> bridging gap between modeling and circuit design engineers
- Design of circuits beyond 160 GHz for **on-chip frequency extension**
=> to enable transistor characterization and model verification beyond 220 GHz
- Design of **low-power** mm-wave circuits
=> demonstrate potential of SiGe HBT technology for considerably reduced power consumption
=> model verification and demonstrate usefulness of operation in saturation region

Acknowledgements

- A. Pawlak, formerly with CEDIC and now with Infineon, for his modeling support
- P. Sakalas at CEDIC for his measurement support
- J. Krause and K. Aufinger at Infineon for providing access to the IFX B11HFC technology
- B. Heinemann and H. Rücker at IHP for providing access to the IHP's SG13G2 technology