Circuit activities for compact model verification at mm-wave frequency

Wenfeng Liang¹, Anindya Mukherjee¹, Yaxin Zhang¹, Michael Schröter ^{1,2}

¹CEDIC, Technische Universität Dresden, Germany

²Dept. of Electrical and Computer Engin., University of Calif. at San Diego, USA

18th HICUM Workshop

Rohde & Schwarz, Munich, Germany June, 2018

Outline

- Introduction
- 95-195 GHz ultra wideband power amplifier
- 97 GHz low-power down-conversion mixer
- W-band low power narrow-band LNA
- Broadband Amplifier (BBA)
- 180-210 GHz (G band) frequency doubler
- 140-170 GHz LNA
- Conclusions

HICUM Workshop 2018 Introduction


Introduction


 Device model verification beyond the typical standard characteristics by comparison to specially fabricated circuits

- Design of small but practically relevant circuit blocks
- Establishment of systematic design procedure to be used in other technology
- Reducing the communication gap between modeling and circuit design engineers
 - most circuit designers lack device physics and modeling background
 - most modeling engineers lack circuit design background
- Demonstrates model quality under realistic operating conditions
 reduces "blame game"
- Well-designed circuits also allow process performance evaluation

95-195 GHz ultra wideband power amplifier

- Four-stage differential cascode configuration with two-way power combination
- Fabricated in B11HFC from Infineon
- Purpose: (i) integrated frequency extender for on-wafer small-signal device characterization (TARANTO WP 3.1); (ii) model verification







• Chip size ~ 1150 μm x 1300 μm

Electrical results (simulation so far)


- In-band Gain of 21 dB; CBEBC configuration; Emitter size of 0.22 μm * 10 μm
- $P_{sat,out} = 10.7 \text{ dBm}$ @ 165 GHz; $P_{1dB,in} = -13 \text{ dBm}$; $P_{1dB,out} = 6.4 \text{ dBm}$ @ 165 GHz
- Sent for fabrication in May 2018, with an expected chip delivery in Sep 2018





Impact of different layout configurations of HBTs


• Load-pull of a single transistor used in previous PA design (incl. s.h.)




=> CBEBC and CBEBEBC HBT layouts offer higher $P_{sat,out}$ (about 2 ~ 2.5 dB) than default BEC HBT

97 GHz low-power down-conversion mixer

- 0.7 V supply voltage for the mixing core
- Transformer-coupled Gilbert cell with ~ 7 GHz output IF frequency
- Fabricated in B11HFC technology from Infineon






• Chip size \sim 1150 μ m x 1200 μ m

Results: experimental vs simulation


• V_{cc} = 0.7 V (mixer core), LO power = -2.9 dBm @ 90 GHz




- SGPM significantly overestimates conversion gain
- Reasonable agreement with HICUM based simulation for G_C and S_{11} at V_{cc} = 0.7V
- Larger deviation when $V_{cc} = 0.5 \text{ V}$, and the reason is unknown yet.

W-band low power narrow-band LNA

- Two-stage cascode configuration with 1.0 V supply voltage
- Both transistors biased in weak saturation ($V_{BC} = 0.36 \text{ V}$)
- Fabricated in B11HFC from Infineon






• Chip size ~ 680 μm x 700 μm

Results: experimental vs simulation

• 11 dB peak gain (measured) with only 1 V cascode supply voltage



- good agreement for S_{21} and S_{11} , larger deviations for S_{12} and S_{22}
- noise figure(s) yet to be measured


Broadband Amplifier (BBA)

Goal: model verification

- BBA (w/o L_P) variants with three different transistor geometries:
 - CBEBC
 - BEC
 - CEBEC
 - Same A_E of Q1 & Q2 for all three variants; also:
 - R_{E1} =150 Ω and R_{F} =250 Ω
 - VCC=1.5 V and VBB=1.81 V
 - I_{CC} is higher for double collector device due to lower R_{CX} value

u	vice due to lower ACX value			
VBB ¶	Schematic of BBA VCC			
RF _{in} C _C	RF pad Q1 Q2 RF out			

parameters	CBEBC	BEC	CEBEC
<i>I</i> _E (μm) (Q1, Q2)	4.2, 5	4.5, 5.2	2.3, 2.6
<i>b</i> _E (μm) (Q1,Q2)	0.2, 0.2	0.2, 0.2	0.2, 0.2
V _{BB} ,V _{CC} (V)	1.81, 1.5	1.81, 1.5	1.81, 1.5
S ₂₁ (dB)	12.1	12.05	12.05
3 dB BW (GHz)	43	37.5	36




HICUM Workshop 2018 Broadband Amplifier (BBA)

Results: experimental vs. simulation

- Realized in B11HFC technology from Infineon
- Total die-size of each amplifier is 0.35 mm x 0.24 mm ~ 0.084 mm²
 All three variants fit into regular transistor HF pad layout
- Transistor operating points set through external bias-tees

Simulated vs. measured small-signal gain (S_{21})





=> good agreement between simulation and measurement

Bandwidth decreases from CBEBC over BEC to CEBEC

180-210 GHz (G band) frequency doubler

- Goals:
 - high output power around 200 GHz from 100 GHz signal source
 - integrated frequency extender for on-wafer small-signal device characterization (TARANTO WP3.1)
- Transistor size 0.07 μm x 3.6 μm
- Fabricated in 0.13 µm SiGe HBT technology from IHP






• Chip size ~ 860 μm x 980 μm

Simulated results

- Maximum 3 dBm output power @ 200 GHz with 8 dBm input @ 100 GHz
- Minimum 5 dB Conversion loss
- 3-dB bandwidth is around 35 GHz (180-215 GHz range)





• Sent for fabrication in Aug 2017, already got the chip, waiting for measurement

HICUM Workshop 2018 140-170 GHz LNA

140-170 GHz LNA

- Three-stage cascode configuration, transistor size 0.25 μ m x 4 μ m
- Fabricated in 0.25 µm InP HBT from Teledyne
- 1.8 V supply voltage (normally >3 V recommended in this technology)







• Chip size \sim 1250 μ m x 1800 μ m

HICUM Workshop 2018 140-170 GHz LNA

Simulated results

- >20 dB gain @ 160 GHz
- 8 dB minimum noise figure
- 30 GHz bandwidth over 140-170 GHz





• Sent for fabrication in Feb 2018, with an expected chip delivery in Aug 2018

HICUM Workshop 2018 Conclusions

Conclusions

- Design of mm-wave benchmark circuits
 bridging gap between modeling and circuit design engineers
- Design of circuits beyond 160 GHz for on-chip frequency extension
 to enable transistor characterization and model verification beyond 220 GHz
- Design of low-power mm-wave circuits
 - => demonstrate potential of SiGe HBT technology for considerably reduced power consumption
 - => model verification and demonstrate usefulness of operation in saturation region

HICUM Workshop 2018 Conclusions

Acknowledgements

- A. Pawlak, formerly with CEDIC and now with Infineon, for his modeling support
- P. Sakalas at CEDIC for his measurement support
- J. Krause and K. Aufinger at Infineon for providing access to the IFX B11HFC technology
- B. Heinemann and H. Rücker at IHP for providing access to the IHP's SG13G2 technology