

Thermal Noise in MOSFETs: A Two- or a Three-Parameter Noise Model?

Mostafa Emam, *Student Member, IEEE*, Paulius Sakalas, Danielle Vanhoenacker-Janvier, *Senior Member, IEEE*, Jean-Pierre Raskin, *Senior Member, IEEE*, Tao Chuan Lim, *Member, IEEE*, and François Danneville, *Member, IEEE*

Abstract—In this brief, it is clearly demonstrated that a two-parameter noise model is sufficient to accurately extract the MOSFET high-frequency noise performance, as long as channel uniformity is ensured (which corresponds to mainstream CMOS technology). Nevertheless, in the case of asymmetric channel-based MOSFETs, it is shown that a three-parameter noise model is required.

Index Terms—Graded-channel MOS (GCMOS), mainstream MOSFETs, modeling, noise correlation coefficient, silicon on insulator (SOI), thermal noise.

I. INTRODUCTION

THE MODELING of thermal noise has always been a challenge. In 1962, van der Ziel first introduced an understanding and a modeling of the thermal noise in field-effect transistors (FETs) [1], [2]. Based on this pioneering work, more models were introduced later on. In 1974, Pucel *et al.* proposed a three-parameter noise model, known as the *PRC* model [3], [4]. This noise model considers a gate noise current source i_g (induced gate noise) at the input and a drain noise current source i_d at the output, whose spectral densities are proportional to noise dimensionless coefficients R and P , respectively. These two noise sources are correlated, with a pure imaginary complex correlation coefficient $Cor = j.C$, explained by the capacitive coupling existing between the channel and the gate (in this brief, C is referred to as the correlation coefficient). For a recent technology node (gate length ≥ 65 nm) of MOSFETs, either in bulk or in silicon-on-insulator (SOI) technologies, the value of C is relatively weak (lower than 0.4) [5]–[7], in contrast to those usually observed in the case of III–V FETs or HEMTs (between 0.8 and 0.95) [4]. In 1989, Pospieszalski proposed a two-parameter noise model [8], [9]. In this model, two uncorrelated noise sources are considered: a

gate noise voltage source at the input and a drain noise current source at the output. The spectral densities of these two noise sources are proportional to the equivalent noise temperatures T_g and T_d , respectively. The fact that the noise sources in the voltage–current representation are uncorrelated is equivalent to having the following relation between C , R , and P when considering the current–current representation:

$$C = \sqrt{\frac{R}{P}}. \quad (1)$$

This relation reduces, *de facto*, Pucel’s noise model to two parameters. In order to study the validity of (1), Danneville *et al.* [10] introduced a complete analytical study of noise models of III–V FETs using a uniform active line theory and a more realistic set of results obtained by using the software HELENA [11].

The two-parameter noise model of Pospieszalski has widely been used within the III–V research community and within the Si MOSFET research community [12]–[15]. Nevertheless, a clear study justifying the use of this noise model for MOSFETs has not yet been reported. The importance of such a study inherits from the fast-growing trend to use the mainstream CMOS technology in high-frequency (HF) applications. Recently, as a result of aggressive scaling, mainstream CMOS technology can provide higher cutoff frequencies than HEMTs [16] while offering more flexibility in terms of technological parameters (e.g., equivalent barrier thickness [16]), device architecture (e.g., gate structure), or even design methodologies. These advantages put the MOSFET ahead compared to other alternatives such as HEMTs as a preferred choice for HF applications. Hence, a need is raised to verify the accuracy of the previously mentioned noise models for mainstream MOSFET devices.

It is also of interest to check these noise models for novel MOSFET structures. A wide variety of MOSFET architectures are continuously evolving and are preparing to replace the mainstream structures. In this context, the graded-channel MOS (GCMOS) transistor [17] is studied in this brief.

II. DISCUSSIONS

The devices used in this brief are all fabricated on a partially depleted SOI 0.25- μm technology. The results shown are for an n-type conventional MOSFET and GCMOS of 0.5- μm channel lengths. Both devices feature gates with 12 fingers of 13.2- μm width each. In the GCMOS, the ratio of the lightly doped channel length to the total channel length (L_{LD}/L) is approximately 0.5 [18].

Manuscript received November 24, 2009; revised February 16, 2010. First published March 18, 2010; current version published April 21, 2010. This work was supported in part by the Walloon Region under Convention 516125 CORMORAN. The review of this brief was arranged by Editor M. J. Deen.

M. Emam, D. Vanhoenacker-Janvier, and J.-P. Raskin are with the Microwave Laboratory, Université catholique de Louvain, 1348 Louvain-La-Neuve, Belgium (e-mail: mostafa.emam@uclouvain.be; danielle.vanhoenacker@uclouvain.be; jean-pierre.raskin@uclouvain.be).

P. Sakalas is with the Institut für Grundlagen der Elektrotechnik und Elektronik, Dresden University of Technology, 01069 Dresden, Germany, and also with the Fluctuation Phenomena Laboratory, Semiconductor Physics Institute, 2600 Vilnius, Lithuania (e-mail: sakalas@iee.et.tu-dresden.de).

T. C. Lim and F. Danneville are with the Institut d’Electronique et de Micro-électronique et de Nanotechnologie, 59652 Villeneuve d’Ascq, France (e-mail: tao-chuan.lim@iemn.univ-lille1.fr; francois.danneville@iemn.univ-lille1.fr).

Color versions of one or more of the figures in this brief are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2010.2044286




Fig. 1. Correlation coefficient C and $\sqrt{R/P}$ extracted at 6 GHz as a function of normalized drain current I_{DS} (with respect to the total transistor width) for conventional nMOS and GCMOS transistors.

All results are based on radio-frequency noise measurements achieved using a mechanical tuner system at a frequency equal to 6 GHz while the devices are biased in the saturation regime of operation ($V_{DS} = 1.2$ V and V_{GS} varies from 0.5 to 1.5 V). The measured four noise parameters (NF_{min} , R_n , and $Y_{opt} = G_{opt} + jB_{opt}$) are used to extract the *PRC* model. NF_{min} is the minimum noise figure, R_n is the noise resistance, and Y_{opt} is the optimum noise admittance. A standard open deembedding is applied to the measured *S*-parameters, whereas the intrinsic noise parameters (and, thus, P , R , and C) are obtained through the well-known procedure explained in [19]. These measurements and extractions are presented in detail in [20].

In this brief, the current–current representation is employed since it is widely considered in the literature [5]–[7], [21]–[23].

A. Mainstream CMOS Technology

In the mainstream CMOS technology, the channel is uniformly doped in the lateral direction, i.e., from the source to the drain. In the following, this case is referred to as a conventional MOSFET (or nMOS).

In order to verify (1) in the case of conventional MOSFETs, the values of the correlation coefficient C and $\sqrt{R/P}$ as a function of normalized dc drain current (I_{DS}) are shown in Fig. 1. The value of the correlation coefficient C for nMOS is approximately 0.4, which is in complete agreement with the value predicted by van der Ziel [2]. It is also obvious that $\sqrt{R/P}$ is almost equal to C over the whole range of operation of the conventional MOSFET, i.e., from weak to strong inversion. It is worth noticing that the same results is obtained when using *PRC* values of bulk MOSFETs calculated using technology computer-aided design (TCAD) simulations [24].

In order to further check the validity of (1), it is of interest to show the intrinsic noise parameters (after removing the effect of extrinsic resistance R_g and R_s). The expressions of NF_{min} , R_n , and Y_{opt} given in [24] are employed to verify their dependence on C . Contrary to NF_{min} and Y_{opt} , it is clear that R_n does not depend on C . On the other hand, instead of reporting Y_{opt} , it is preferred, from the circuit design point of view, to present Γ_{opt} —the optimum input reflection coefficient—in a Smith chart representation.




Fig. 2. Intrinsic minimum noise figure NF_{min} at 6 GHz as a function of I_{DS} for conventional nMOS and GCMOS transistors. In the inset, the noise resistance R_n is shown for both devices as a function of I_{DS} .




Fig. 3. Optimum input reflection coefficient Γ_{opt} (in a Smith chart) at 6 GHz as a function of I_{DS} for conventional nMOS and GCMOS transistors. Dashed arrows show the shift in Γ_{opt} in the case of a GCMOS.

Figs. 2 and 3 report NF_{min} (R_n in the inset) and Γ_{opt} , respectively, as a function of the normalized drain current I_{DS} , obtained from

- Pucel’s *PRC* noise model (which gives a good agreement with experimental data [20]);
- Equation (1) to define C .

A perfect match is noticed between the values of NF_{min} and Γ_{opt} obtained from Pucel’s *PRC* noise model and the values calculated when using (1) as an assumption.

These results clearly show that “two” noise parameters are sufficient to fully model/extract the four noise parameters (NF_{min} , R_n , and Y_{opt}) featured by a conventional MOSFET, independent of the chosen noise model (i.e., the extraction of P and R using Pucel’s noise model or the extraction of T_g and T_d using Pospieszalski’s noise model). It justifies as well why a simple noise figure measurement (as a function of frequency), when setting a 50- Ω source impedance at the input of the device under test, is sufficient to extract the four noise parameters [12]–[14], [21], [22].

B. GCMOS

In a GCMOS, the channel is highly doped near the source and lightly doped near the drain, with a gradual or abrupt step at the middle of the channel. From a noise perspective, this asymmetric doping profile leads to a higher C due to a localized distribution of the drain noise current near the source [23] (unlike a conventional MOSFET for which the distribution of

the drain noise current is uniform [7], [23]). A higher C translates into a better HF global noise performance compared to a conventional MOSFET, as reported using HF noise measurements [20] and TCAD simulations [24]. Such a unique noise behavior is confirmed in Fig. 1 in which C and $\sqrt{R/P}$ are presented. Unlike conventional MOSFETs, C is not equal but higher than $\sqrt{R/P}$ over the whole range of operation (again, the same result is obtained using PRC values of bulk MOSFETs calculated from TCAD simulations [24]).

It is also of interest to evaluate the potential impact of employing the assumption of (1) in the case of a GCMOS. In the case of NF_{\min} , it turns out that an error as high as 0.2 dB (at $I_{DS} = 50$ mA/mm and frequency = 6 GHz) is observed when comparing the values extracted using Pucel's PRC noise model and the values calculated assuming (1). Moreover, the values of Γ_{opt} extracted using Pucel's PRC noise model are quite different from those calculated assuming (1). This means that if (1) is used for a GCMOS, an important noise mismatch would occur when designing an LNA, leading to an important degradation of the LNA noise figure. From this study, it turns out that the use of Pucel's three-parameter noise model (PRC) is required when studying the HF noise performance of a GCMOS. This result is not limited to novel devices like a GCMOS, but also for state-of-the-art technologies, whenever a perfect uniformly doped channel is difficult to achieve.

III. CONCLUSION

In this brief, the concept of a "two-parameter noise model" has clearly been validated for a conventional MOSFET (mainstream CMOS), a device widely used in the HF domain, provided that the channel uniformity is ensured. Nevertheless, in the case of an asymmetric channel MOSFET (such as a GCMOS), whose noise physics is very different from the conventional MOSFET, it has been shown that a three-parameter noise model is more appropriate.

REFERENCES

- [1] A. van der Ziel, "Thermal noise in field effect transistor," *Proc. IRE*, vol. 50, no. 8, pp. 1808–1812, Aug. 1962.
- [2] A. van der Ziel, "Gate noise in field effect transistors at moderately high frequencies," *Proc. IEEE*, vol. 51, no. 3, pp. 461–467, Mar. 1963.
- [3] R. A. Pucel, H. A. Haus, and H. Statz, "Signal and noise properties of gallium arsenide field effect transistors," in *Advances in Electronics and Electron Physics*. New York: Academic, 1974, pp. 195–265.
- [4] A. Cappy, "Noise modeling and measurement techniques," *IEEE Trans. Microw. Theory Tech.*, vol. 36, no. 1, pp. 1–10, Jan. 1988.
- [5] A. J. Scholten, L. F. Tiemeijer, R. van Langevelde, R. J. Havens, A. T. A. Zegers-van Duijnhoven, and V. C. Venezia, "Noise modeling for RF CMOS circuit simulation," *IEEE Trans. Electron Devices*, vol. 50, no. 3, pp. 618–632, Mar. 2003.
- [6] J. C. J. Paasschens, A. J. Scholten, and R. van Langevelde, "Generalizations of Klaassen-Prins equation for calculating the noise of semiconductor devices," *IEEE Trans. Electron Devices*, vol. 52, no. 11, pp. 2463–2472, Nov. 2005.
- [7] G. Pailloncy, B. Iniguez, G. Dambrine, J.-P. Raskin, and F. Danneville, "Noise modelling in fully depleted SOI MOSFETs," *Solid State Electron.*, vol. 48, no. 5, pp. 813–825, May 2004.
- [8] M. W. Pospieszalski, "Modeling of noise parameters of MESFETs and MODFETs and their frequency and temperature dependence," *IEEE Trans. Microw. Theory Tech.*, vol. 37, no. 9, pp. 1340–1350, Sep. 1989.
- [9] M. W. Pospieszalski and A. C. Niedzwiecki, "FET noise model and on-wafer measurement of noise parameters," in *Proc. IEEE-MTTs*, Boston, MA, Jun. 1991, pp. 1117–1120.

- [10] F. Danneville, H. Happy, G. Dambrine, J.-M. Belquin, and A. Cappy, "Microscopic noise modeling and macroscopic noise models: How good a connection?," *IEEE Trans. Electron Devices*, vol. 41, no. 5, pp. 779–786, May 1994.
- [11] H. Happy, O. Pribetich, G. Dambrine, J. Alamkan, Y. Cordia, and A. Cappy, "HELENA: A new software for the design of MMICs," in *Proc. IEEE-MTTs*, Boston, MA, Jun. 1991, pp. 627–630.
- [12] G. Dambrine, J.-P. Raskin, F. Danneville, D. Vanhoenacker-Janvier, J.-P. Colinge, and A. Cappy, "High-frequency four noise parameters of silicon-on-insulator-based technology MOSFET for the design of low-noise RF integrated circuits," *IEEE Trans. Electron Devices*, vol. 46, no. 8, pp. 1733–1741, Aug. 1999.
- [13] A. Pascht, M. Grözing, D. Wiegner, and M. Berroth, "Small-signal and temperature noise model for MOSFETs," *IEEE Trans. Microw. Theory Tech.*, vol. 50, no. 8, pp. 1927–1934, Aug. 2002.
- [14] H.-O. Vickers, M. Ferndahl, A. Masud, and H. Zirath, "The influence of the gate leakage current and the gate resistance on the noise and gain performances of 90-nm CMOS for micro- and millimeter-wave frequencies," in *Proc. IEEE-MTTs*, Fort Worth, TX, Jun. 2004, pp. 971–974.
- [15] J. Gao and A. Werthof, "Scalable small signal and noise modeling for deep submicron MOSFETs," *IEEE Trans. Microw. Theory Tech.*, vol. 57, no. 4, pp. 737–744, Apr. 2009.
- [16] F. Schwierz, "The frequency limits of field-effect transistors: MOSFET vs. HEMT," in *Proc. ICSICT*, Beijing, China, Oct. 2008, pp. 1433–1436.
- [17] M. A. Pavanello, J. A. Martino, V. Dessard, and D. Flandre, "An asymmetric channel SOI nMOSFET for reducing parasitic effects and improving output characteristics," *Electrochem. Solid-State Lett.*, vol. 3, no. 1, pp. 50–52, Jan. 2000.
- [18] M. Dehan and J.-P. Raskin, "An asymmetric channel SOI nMOSFET for improving DC and microwave characteristics," *Solid State Electron.*, vol. 46, no. 7, pp. 1005–1011, Jul. 2002.
- [19] H. Hillbrand and P. H. Russer, "An efficient method for computer aided noise analysis of linear amplifier networks," *IEEE Trans. Circuits Syst.*, vol. CAS-23, no. 4, pp. 235–238, Apr. 1976.
- [20] M. Emam, P. Sakalas, D. Vanhoenacker-Janvier, J.-P. Raskin, T. C. Lim, and F. Danneville, "Experimental investigation of RF noise performance improvement in graded channel MOSFETs," *IEEE Trans. Electron Devices*, vol. 56, no. 7, pp. 1516–1522, Jul. 2009.
- [21] M. J. Deen, C.-H. Chen, S. Asgaran, G. A. Rezvani, J. Tao, and Y. Kiyota, "High frequency noise of modern MOSFETs: Compact modeling and measurement issues," *IEEE Trans. Electron Devices*, vol. 53, no. 9, pp. 2062–2081, Sep. 2006.
- [22] S. Asgaran, M. J. Deen, C.-H. Chen, G. A. Rezvani, Y. Kamali, and Y. Kiyota, "Analytical determination of MOSFETs high-frequency noise parameters from NF_{50} measurements and its application in RFIC design," *IEEE J. Solid-State Circuits*, vol. 42, no. 5, pp. 1034–1043, May 2007.
- [23] A. Roy, C. Enz, T. C. Lim, and F. Danneville, "Impact of lateral asymmetry of MOSFETs on the gate-drain noise correlation," *IEEE Trans. Electron Devices*, vol. 55, no. 8, pp. 2268–2272, Aug. 2008.
- [24] T. C. Lim, R. Valentin, G. Dambrine, and F. Danneville, "MOSFETs RF noise optimization via channel engineering," *IEEE Electron Device Lett.*, vol. 29, no. 1, pp. 118–121, Jan. 2008.



Mostafa Emam (S'01) was born in Cairo, Egypt, in 1978. He received the B.Sc. degree in electronics and communication engineering from Ain Shams University, Cairo, Egypt, in 2001 and the Diplôme d'Ingénieur degree in electronics and signal processing and the M.Sc. degree in design of microelectronics circuits and systems from the Institut National Polytechnique de Toulouse, Toulouse, France, in 2005. He is currently working toward the Ph.D. degree in engineering sciences in the Microwave Laboratory, Ecole Polytechnique de Louvain, Université catholique de Louvain, Louvain-la-Neuve, Belgium.

In 2005, he was an Intern with the Analog/Mixed Signal Group, Mentor Graphics, Cairo, where he was involved in dc and RF parameter extraction. In Spring 2006, he was a Research Assistant with the Department of Electrical and Computer Engineering, George Mason University, Fairfax, VA. In Summer 2006, he was a summer Intern with AMD, Sunnyvale, CA, where he worked on measurements and numerical device simulations of novel electrostatic discharge (ESD) devices in the ESD group. His research interests include the characterization and modeling of SOI devices in dc, RF, large-signal, and high-frequency noise, for harsh-environment applications and under mechanical stress conditions, as well as the design and simulation of RF SOI circuits.



Paulius Sakalas received the Ph.D. degree in physics and mathematics from Vilnius State University, Vilnius, Lithuania, in 1990.

In 1983, he was with the Fluctuation Phenomena Laboratory, Semiconductor Physics Institute, Lithuanian Academy of Sciences, Vilnius. In 1991, he was a Guest Researcher with Eindhoven University of Technology, Eindhoven, The Netherlands. In 1996 and 1997, he was a Visiting Scientist with the Physical Electronics and Photonics and Microwave Laboratories, Chalmers University of Technology, Göteborg, Sweden. From 1998 to 1999, he was a Guest Researcher with CNET France Telecom, Grenoble, France. From 1999 to 2000, he was with the Microwave Electronics Laboratory, Chalmers University of Technology, where he worked with high-frequency noise in MOSFETs, pHEMTs, and MMICs. He is currently heading the Fluctuation Phenomena Laboratory, Semiconductor Physics Institute. He is also currently a Senior Researcher with the Institut für Grundlagen der Elektrotechnik und Elektronik, Dresden University of Technology, Dresden, Germany. His fields of interests are in high-frequency noise, load pull measurements, compact and device-level modeling of microwave and low-frequency noise, and power characteristics in SiGe, AlInBv HBTs, HEMTs, MOSFETs, and LNAs.



Danielle Vanhoenacker-Janvier (M'88–SM'90) received the electrical engineer degree and the Ph.D. degree in applied sciences from the Université catholique de Louvain (UCL), Louvain-la-Neuve, Belgium, in 1978 and 1987, respectively.

She is currently with UCL, where she was an Assistant from 1979 to 1987, a Senior Scientist from 1987 to 1994, an Associate Professor from 1994 to 2000, a Professor from 2000 to 2007, and has been a Full Professor since 2007 with the Microwave Laboratory, where she was the Head from 2001 to 2007. She is the author of more than 140 technical papers and a coauthor of a book. She has been involved in the study of atmospheric effects on propagation above 10 GHz for more than 30 years, and she is also interested in the analysis and modeling of the mobile propagation channel and the evaluation of its impact on communication systems. In 1989, she extended her research activity to microwave circuits. She is involved in the analysis, design, and measurement of microwave planar passive and active circuits, with a special interest, since 1994, in microwave ICs on SOI.

Prof. Vanhoenacker-Janvier is a Reviewer for various international conferences and IEEE and IET journals. She has also been a member of evaluation committees for Grants and Projects at Innovatie door Wetenschap en Technologie and at Fonds door Wetenschappelijk Onderzoek and Fonds pour la formation à la Recherche dans l'Industrie et l'Agriculture since 1997 and 2001, respectively. She is a member of the evaluation committee of various Laboratories and Research Centers (IRCTR, TUDelft, NL, ECIME-ENSEA, Cergy, France, SMARAD, TKK, Finland).



Jean-Pierre Raskin (M'97–SM'06) was born in Aye, Belgium, in 1971. He received the industrial engineer degree from the Institut Supérieur Industriel d'Arlon, Arlon, Belgium, in 1993 and the M.S. and Ph.D. degrees in applied sciences from the Université catholique de Louvain (UCL), Louvain-la-Neuve, Belgium, in 1994 and 1997, respectively.

From 1994 to 1997, he was a Research Engineer with the Microwave Laboratory, UCL, where he worked on the modeling, characterization, and realization of MMICs in silicon-on-insulator (SOI) technology for low-power low-voltage applications. In 1998, he was with the Electrical Engineering and Computer Science Department, University of Michigan, Ann Arbor, where he has been involved in the development and characterization of micromachining fabrication techniques for microwave and millimeter-wave circuits and microelectromechanical transducers/amplifiers working in harsh environments. In 2000, he became an Associate Professor with the Microwave Laboratory, UCL, where he has been a Full Professor and the Head since 2007. He is the author or a coauthor of more than 350 scientific articles. His research interests include modeling, wideband characterization, and fabrication of advanced SOI MOSFETs, as well as microfabrication and nanofabrication of MEMS/NEMS sensors and actuators.

Prof. Raskin is an Associate Member of the European Microwave Association (EuMA) and a member of the Research Center in Micro and Nanoscopic Materials and Electronic Devices, UCL.



Tao Chuan Lim (M'07) was born in Kuala Terengganu, Malaysia, on November 3, 1981. He received the B.Eng. and Ph.D. degrees in microelectronics from Queen's University Belfast, Belfast, U.K., in 2003 and 2006, respectively. His Ph.D. degree research in the Northern Ireland Semiconductor Research Centre was on the circuit and device simulation/modeling of the nanoscaled double-gate silicon-on-insulator transistors.

Since November 2006, he has been with the Institut d'Electronique de Microélectronique et de Nanotechnologie, Villeneuve d'Ascq, France. His current research interests include high-frequency and noise modeling, simulation, and characterization of advanced silicon-based devices.



François Danneville (M'98) was born in Ham, France, on March 16, 1964. He received the Ph.D. and Habilitation à Diriger des Recherches in Sciences degrees from the University of Lille, Lille, France, in 1991 and 1999, respectively.

In 1991, he was an Associate Professor with the University of Lille. In 1998, he was a Visitor (Noise Expert) with the EEsof Division, Hewlett-Packard (currently Agilent), Santa Rosa, CA. Until 2001, his research was carried out with the Institut d'Electronique de Microélectronique et de Nanotechnologie (IEMN), Villeneuve d'Ascq, France, where he has studied the noise properties of III–V devices operating in the linear and nonlinear regimes for application in centimeter- and millimeter-wave ranges. Since 2001, he has been a Professor with the University of Lille and IEMN. His research at IEMN is oriented toward advanced silicon devices and circuits, which includes the dynamic, noise, and linearity properties of MOSFET-based devices (including alternative architectures), SiGe HBT, and circuit design in the millimeter-wave range using silicon-on-insulator technology and SiGe BiCMOS technology.