

DE LA RECHERCHE À L'INDUSTRIE



RF2THZ SISOC Project

Coherent sub-THz transmission systems in Silicon technologies: design challenges for frequency synthesis


Alexandre Siligaris

www.cea.fr

leti & list

- Introduction-context for sub-THz
- Some ideas for low PhN
- Architecture and design choices
- Examples on fabricated circuits
 - CMOS 65nm
- Application to THz imagers : impact of PhN


Spectrum : available sources




Pushing up electronics operating frequency

■ THz gap: increasing electronics frequency

■ Application to
Communication systems





>10 Gbps QPSK RX at 240 GHz





Thyagarajan et al. RFIC 2014

Need of coherent (locked)
frequency sources


THz imaging :



* F. Schuster et al, ISSCC 2011




RF & mmW PLL state of the art. PhN vs Osc. frequency



- Introduction-context for sub-THz
- Some ideas for low PhN
- Architecture and design choices
- Examples on fabricated circuits
 - CMOS 65nm
 - BiCMOS 55nm
- Application to THz imagers : impact of PhN

■ Main idea:



- From a lower frequency synthesis use frequency multipliers



■ State of the art high order freq. mult. for THz


**Berkeley (RFIC 2014):
240 GHz QPSK Rx**

**LO generator
@ 240 GHz**




**X18 Multiplier in CMOS 65nm
 $P_{DC} \sim 180$ mW**

**University of Wuppertal (TMTT 2011):
325 GHz LO generator**




**X18 Multiplier in CMOS 65nm
 $P_{DC} \sim 1500$ mW**

Frequency Multiplication steps: example 1




Example : $PLL_{freq}=50$ GHz, $F_{out}=300$ GHz $\Rightarrow N=6$

x6 the oscillator fundamental frequency




Frequency Multiplication steps: example 2



Example : $PLL_{freq}=2 \text{ GHz}$, $F_{out}=300 \text{ GHz} \Rightarrow N=150$


x150 the oscillator fundamental frequency



* C. Jany et al. "A novel ultra-low phase noise, programmable frequency multiplier-by-30 architecture. Application to 60-GHz frequency generation," ESSCIRC 2014.

- Introduction-context for sub-THz
- Some ideas for low PhN
- **Architecture and design choices**
- Examples on fabricated circuits
 - CMOS 65nm
 - BiCMOS 55nm
- Application to THz imagers : impact of PhN

■ Frequency Multiplication steps: design choices



Self mixing

High order oscillator :

- Push-Push
- Push-Push-Push (Triple Push)
- Push-Push-Push-Push (Q-Push)
- ...

2nd harmonic

3rd harmonic



4th harmonic

Architecture and design choices

N-Push principle:


Example Push-Push:

Example Triple-Push:




Recombination
Transmission line

- On common mode node:
- Even Harmonics combined
 - Odd harmonics out of phase



$$v_L = i_L * Z_L$$

$$i_L \approx I_{osctot2} e^{j(2\omega_{osc}t)} + I_{osctot4} e^{j(4\omega_{osc}t)} + \dots$$




- On common mode node:
- Harmonics 3, 6, 9 ... combined
 - Other harmonics out of phase

$$i_{tot} \approx I_{osctot3} e^{j(3\omega_{osc}t)} + I_{osctot6} e^{j(6\omega_{osc}t)} + \dots$$


Architecture and design choices

■ N-Push sub-harmonic locking principle:

Example Push-Push:



Example Triple-Push:





$$\omega_{inj} \approx \omega_{osc}$$

- Introduction-context for sub-THz
- Some ideas for low PhN
- Architecture and design choices
- **Examples on fabricated circuits**
 - CMOS 65nm
- Application to THz imagers : impact of PhN

■ Fabricated circuits in CMOS 65nm


Triple-Push oscillator in CMOS 65nm:




Examples on fabricated circuits

■ Fabricated circuits in CMOS 65nm

Triple-Push oscillator measurement setup:




Synth. (PSG or VNA)




45 to 50 GHz



Coaxial V



WR 3.4



J band mixer
(RPG 220-325 GHz)





mmW/sub-mmW
PM4 Powermeter
(Erickson)


Examples on fabricated circuits

■ Fabricated circuits in CMOS 65nm


Triple-Push oscillator measurement setup:




Fabricated circuits in CMOS 65nm



Triple-Push oscillator measurement results:




P_{dc}: 15 – 90 mW
Nominal at 276 GHz : 30 mW



Examples on fabricated circuits

RF & mmW PLL state of the art. PhN vs Osc. frequency



■ THz oscillators-sources state of the art

TABLE I

Comparison of recently published Silicon Oscillators near 300 GHz




Ref.	Tech.	Fosc. (GHz)	Tunning Range (%)	Pout (dBm)	Pdc (mW)	PhN(1MHz) (dBc/Hz)	FOM(1MHz)* (dBc/Hz)
[3]	BiCMOS 90nm	280-303	8	-14	105	-80	-169.1
[4]	CMOS 65nm	338	2	-1	82	-93	-184.4
[5]	CMOS 65nm	288	-	-1.5	275	-87	-171,8
[6]	CMOS 65nm	285-290	1.7	-19	70	-80.5	-171,2
[7]	CMOS 65nm	283-296	4.5	-1.5	325	-78	-162,1
This Work	BiCMOS 55nm	272-303	10.8	-9	52	-105	-197

$$*FOM(\Delta f) = PhN(\Delta f) - 20 \log \left(\frac{f_{osc}}{\Delta f} \right) + 10 \log \left(\frac{P_{DC}}{1mW} \right)$$

- Introduction-context for sub-THz
- Some ideas for low PhN
- Architecture and design choices
- Examples on fabricated circuits
 - CMOS 65nm
- **Application to THz imagers : impact of PhN**

Application to THz imagers : impact of PhN


■ Sub-THz heterodyne pixel in CMOS 65nm



First LETI's 280 GHz heterodyne receiver with integrated antenna
(CMOS 65nm using the presented sub-harmonic injection locked oscillator)

Application to THz imagers : impact of PhN


- Sub-THz heterodyne pixel in CMOS 65nm: Raster scan image (step 0.75 mm)



Rx with locked oscillator at 278 GHz
Image Dynamic (max SNR) : 20 dB

Application to THz imagers : impact of PhN


- Sub-THz heterodyne pixel in CMOS 65nm: raster scan image (step : 1.5 mm)



Rx with locked oscillator at 278 GHz
Image Dynamic (max SNR) : 45 dB

Application to THz imagers : impact of PhN

- Sub-THz heterodyne pixel in CMOS 65nm: raster scan image (step : 1.5 mm)



Rx with **free run** oscillator at 278 GHz
Image Dynamic (max SNR) : 35 dB
(10 dB loss on SNR !!!)

Application to THz imagers : impact of PhN

- Sub-THz heterodyne pixel in CMOS 65nm: raster scan image (step : 0.75 mm)



Rx with locked oscillator at 278 GHz
Image Dynamic (max SNR) : 50 dB

- Introduction-context for sub-THz
- Some ideas for low PhN
- Architecture and design choices
- Examples on fabricated circuits
 - CMOS 65nm
 - BiCMOS 55nm
- Application to THz imagers : impact of PhN
- CONCLUSION

- Need of coherent (locked) frequency synthesis in the THz band.
- Low phase noise implies low frequency PLLs and high multiplication factors.
- Multiply, multiply, multiply...

leti

Centre de Grenoble
17 rue des Martyrs
38054 Grenoble Cedex



list

Centre de Saclay
Nano-Innov PC 172
91191 Gif sur Yvette Cedex

